Subword Partition based Data Driven Clock Gating Scheme for Low Power VLSI Design
نویسندگان
چکیده
The low power optimization has been major concern in VLSI design from last two decades. The work presented here analyzes various clock gating based power optimization techniques in the context of digital signal processing applications. The clock gating based techniques with architecture level optimization possibilities are discussed. A novel method for data specific clock gating based on subword partition is developed and same is verified on Transposed FIR filter structure. The generic VHDL models of subword datapath based FIR architectures are used along with Xilinx Vivado power and performance analysis tools for validation. The results show power optimization upto 47% for narrowband input signal conditions on Virtex-6 Lx240T FPGA. The research shows a promising direction of power optimization technique, which can be used for wide range of signal processing applications.
منابع مشابه
Comparative Study of Power Optimization Using Look Ahead Clock Gating Based on Auto Gated Flipflops
Abstract:Gating of the clock signal in VLSI chips is nowadays a mainstream methodology for reducing switching power consumption.several techniques to reduce dynamic power of which clock gating is predominant.clock gating is employed at all levels:system architecture,block design,logic design and gates.three gating methods are known.the most popular is synthesis based on the logic of underlying ...
متن کاملPower Saving for Merging Flip Flop Using Data Driven Clock Gating
Data-driven clock gating is reducing the total power consumption of VLSI chips. There, flip-flops are merged and share a common clock signal. Finding the optimal clusters is the key for maximizing the power savings. To reduce the hardware overhead involved, flip-flops (FFs) are merged so that they share a common clock enabling signal. Power optimization system to decrease clock power by using M...
متن کاملPower reduction on clock-tree using Energy recovery and clock gating technique
Power consumption of the clock tree dominates over 40% of the total power in modern high performance VLSI designs, measures must be taken to keep it under control. Hence, low power clocking schemes are promising approaches for low-power design. We propose four novel energy recovery clocked flip-flops that enable energy recovery from the clock network, resulting in significant energy savings. Th...
متن کاملA Noble Design of Energy Recovery Flip-Flops
The power consumption of the clock tree dominates over 40% of the total power in high performance VLSI designs. Hence, low power clocking schemes are promising approaches for low power design. We propose energy recovery clocked flip-flops that enable energy recovery from the clock network, resulting in significant energy savings. These flip-flops operate with a single-phase sinusoidal clock whi...
متن کاملGated-Demultiplexer Tree Buffer for Low Power Using Clock Tree Based Gated Driver
With the progress of VLSI technology, delay buffer plays an important role affecting the circuit design and performance. This paper presents the design of low power buffer using clock gating and gated driver tree. Since delay buffers are accessed sequentially, it adopts a gated clock ring counter addressing scheme. The ring counter employs double edge triggered (DET) flip flops instead of tradi...
متن کامل